Skip to content

Actions: ChipFlow/chipflow-lib

Actions

CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
main.yaml
1,061 workflow runs
1,061 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
CI CI #1202: Scheduled
4m 47s main
main
4m 47s
CI CI #1201: Scheduled
5m 2s main
main
5m 2s
feat(rtl): add load_blackbox_wrapper for NDA hard macros CI #1200: Pull request #163 opened by lanserge
4m 54s feat/blackbox-wrapper
feat/blackbox-wrapper
4m 54s
docs: add RTL wrapper reference page linking to training docs CI #1199: Commit 218878a pushed by lanserge
5m 7s main
main
5m 7s
feat(rtl): support Verilog module parameters in RTLWrapper CI #1198: Pull request #162 synchronize by lanserge
5m 2s rtl/wrapper-parameters
rtl/wrapper-parameters
5m 2s
CI CI #1197: Scheduled
5m 11s main
main
5m 11s
CI CI #1196: Scheduled
4m 54s main
main
4m 54s
CI CI #1195: Scheduled
4m 55s main
main
4m 55s
CI CI #1194: Scheduled
5m 0s main
main
5m 0s
CI CI #1193: Scheduled
4m 56s main
main
4m 56s
CI CI #1192: Scheduled
4m 54s main
main
4m 54s
CI CI #1191: Scheduled
4m 59s main
main
4m 59s
CI CI #1190: Scheduled
5m 16s main
main
5m 16s
CI CI #1189: Scheduled
5m 24s main
main
5m 24s
CI CI #1188: Scheduled
5m 36s main
main
5m 36s
CI CI #1187: Scheduled
4m 59s main
main
4m 59s
CI CI #1186: Scheduled
5m 8s main
main
5m 8s
CI CI #1185: Scheduled
5m 23s main
main
5m 23s
CI CI #1184: Scheduled
4m 56s main
main
4m 56s
CI CI #1183: Scheduled
5m 10s main
main
5m 10s
CI CI #1182: Scheduled
5m 2s main
main
5m 2s
CI CI #1181: Scheduled
5m 6s main
main
5m 6s
CI CI #1180: Scheduled
4m 53s main
main
4m 53s
CI CI #1179: Scheduled
5m 5s main
main
5m 5s
CI CI #1178: Scheduled
5m 2s main
main
5m 2s