Full documentation for the ALVEO Versal Example Design can be found at the following link: xilinx.github.io/AVED/
amd-vserbu/AVED
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- C 68.2%
- Tcl 21.5%
- VHDL 4.4%
- Verilog 2.3%
- SystemVerilog 1.3%
- Python 0.9%
- Other 1.4%