Skip to content

FROMLIST: Add Crypto Engine support for the Glymur SoC #1057

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
harshaldev27 wants to merge 2 commits into
base: tech/all/dt/glymur
Choose a base branch
from
+27 −0
Open

FROMLIST: Add Crypto Engine support for the Glymur SoC #1057

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
f1ddeb9
FROMLIST: dt-bindings: crypto: qcom-qce: Document the Glymur crypto e…
harshaldev27 Apr 16, 2026
4559f88
FROMLIST: arm64: dts: qcom: glymur: Add crypto engine and BAM
harshaldev27 Apr 16, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions Documentation/devicetree/bindings/crypto/qcom-qce.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -45,6 +45,7 @@ properties:

- items:
- enum:
- qcom,glymur-qce
- qcom,kaanapali-qce
- qcom,qcs615-qce
- qcom,qcs8300-qce
Expand Down
26 changes: 26 additions & 0 deletions arch/arm64/boot/dts/qcom/glymur.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3675,6 +3675,32 @@
status = "disabled";
};

cryptobam: dma-controller@1dc4000 {
compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
reg = <0x0 0x01dc4000 0x0 0x28000>;
interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;
#dma-cells = <1>;
iommus = <&apps_smmu 0x80 0x0>,
<&apps_smmu 0x81 0x0>;
qcom,ee = <0>;
qcom,controlled-remotely;
num-channels = <20>;
qcom,num-ees = <4>;
};

crypto: crypto@1dfa000 {
compatible = "qcom,glymur-qce", "qcom,sm8150-qce", "qcom,qce";
reg = <0x0 0x01dfa000 0x0 0x6000>;
dmas = <&cryptobam 4>, <&cryptobam 5>;
dma-names = "rx",
"tx";
iommus = <&apps_smmu 0x80 0x0>,
<&apps_smmu 0x81 0x0>;
interconnects = <&aggre1_noc MASTER_CRYPTO QCOM_ICC_TAG_ALWAYS
&mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
interconnect-names = "memory";
};

tcsr_mutex: hwlock@1f40000 {
compatible = "qcom,tcsr-mutex";
reg = <0x0 0x01f40000 0x0 0x20000>;
Expand Down