Topology2: Add nocodec DP core 1 test topologies for MTL, LNL, and PTL#10009
Conversation
This commit creates three new topologies, sof-mtl-nocodec-dp-core-test.tplg, sof-lnl-nocodec-dp-core-test.tplg, and sof-ptl-nocodec-dp-core-test.tplg. They are otherwise the same as the corresponding standard nocodec topologies, but both the src.11.1 on SSP2_Playback and src.5.1 on SSP2 Capture have scheduler_domain attribute set to "DP" and core_id to 1. This configuration executes SRC components for playback and capture to/from hw:0,2 on DSP core 1 in Data Processing mode, while the rest of the SSP2 pipelines are executed on DSP core 2. Signed-off-by: Jyri Sarha <jyri.sarha@linux.intel.com>
|
Oh an this thesofproject/linux#5382 is needed for this PR to work. |
@lgirdwood , now there is: #10024 I do not think we need to disable anything before we have the resulting topology and case added to our CI test plan. E.g. It should be safe to add these custom topologies as long as they are not used for anything but reproducing the bug. |
|
@lgirdwood , what should we do about this PR? I could move the pipelines around between the cores in the topology a bit, to it to work despite #10024 , if we want to add a passing case to our CI. Or we can merge this and also the workaround (stop using virtual heaps), or we can wait @marcinszkudlinski to come up with a proper fix. |
|
@jsarha lets wait for @marcinszkudlinski fix. |
@lgirdwood , the fix [1] is now merged, so maybe we should move forward with this? [1] #10044 |
|
SOFCI TEST |
This commit creates three new topologies, sof-mtl-nocodec-dp-core-test.tplg, sof-lnl-nocodec-dp-core-test.tplg, and sof-ptl-nocodec-dp-core-test.tplg.
They are otherwise the same as the corresponding standard nocodec topologies, but both the src.11.1 on SSP2_Playback and src.5.1 on SSP2 Capture have scheduler_domain attribute set to "DP" and core_id to 1.
This configuration executes SRC components for playback and capture to/from hw:0,2 on DSP core 1 in Data Processing mode, while the rest of the SSP2 pipelines are executed on DSP core 2.