Skip to content
#

90nm

Here is 1 public repository matching this topic...

Digitally-enhanced second-order multi-bit Sigma-Delta ADC designed in 90 nm CMOS, featuring DWA-based DAC linearization, drift-compensated switched-capacitor integrators, and reconfigurable OSR modes. Implemented and verified in Cadence Virtuoso with full PVT, mismatch, loop-stability, and post-layout (PEX) analysis.

  • Updated May 15, 2026

Improve this page

Add a description, image, and links to the 90nm topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the 90nm topic, visit your repo's landing page and select "manage topics."

Learn more