Digitally-enhanced second-order multi-bit Sigma-Delta ADC designed in 90 nm CMOS, featuring DWA-based DAC linearization, drift-compensated switched-capacitor integrators, and reconfigurable OSR modes. Implemented and verified in Cadence Virtuoso with full PVT, mismatch, loop-stability, and post-layout (PEX) analysis.
-
Updated
May 15, 2026